October 1987 Revised January 2004

## 

# Dual J-K Flip-Flops with Clear and Preset

#### **General Description**

FAIRCHILD

The MM74C73 dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and P-channel enhancement transistors. Each flip-flop has independent J, K, clock and clear inputs and Q and Q outputs. This flip-flop is edge sensitive to the clock input and change state on the negative going transition of the clock pulse. Clear or preset is independent of the clock and is accomplished by a low level on the respective input.

#### Features

- Supply voltage range: 3V to 15V
- Tenth power TTL compatible: Drive 2 LPTTL loads
- High noise immunity: 0.45 V<sub>CC</sub> (typ.)
- Low power: 50 nW (typ.)
- Medium speed operation: 10 MHz (typ.)

#### Applications


- Automotive
- Data terminals
- Instrumentation
- Medical electronics
- Alarm systems
- Industrial electronics
- Remote metering
- Computers

#### **Ordering Code:**

Order Number	Package Number	Package Description
MM74C73N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

#### **Connection Diagram**

#### **Truth Table**



t <sub>n</sub>		t <sub>n+1</sub>		
J	к	Q		
0	0	Q <sub>n</sub>		
0	1	0		
1	0	1		
1	1	Q <sub>n</sub>		

Preset	Clear	Q <sub>n</sub>	Q <sub>n</sub>
0	0	0	0
0	1	1	0
1	0	0	1
1	1	Q <sub>n</sub>	Q <sub>n</sub> (Note 1)
		Q <sub>n</sub> (Note 1)	(Note 1)


 $t_n = bit time before clock pulse$ 

 $t_{n+1} = bit time after clock pulse$ 

Note 1: No change in output from previous state

#### © 2004 Fairchild Semiconductor Corporation DS005884

www.fairchildsemi.com



#### Absolute Maximum Ratings(Note 2)

Voltage at Any Pin Operating Temperature Range	-0.3V to V <sub>CC</sub> + 0.3V -55°C to +125°C
Storage Temperature	-65°C to +150°C
Power Dissipation	
Dual-In-Line	700 mW
Small Outline	500 mW
Lead Temperature	
(Soldering, 10 seconds)	260°C
Operating V <sub>CC</sub> Range	+3V to 15V
V <sub>CC</sub> (Max)	18V

MM74C73

**Note 2:** "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of Electrical Characteristics provides conditions for actual device operation.


### **DC Electrical Characteristics**

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CMOS TO	смоз					•
V <sub>IN(1)</sub>	Logical "1" Input Voltage	$V_{CC} = 5V$	3.5			v
		$V_{CC} = 10V$	8			
V <sub>IN(0)</sub>	Logical "0" Input Voltage	$V_{CC} = 5V$			1.5	v
		$V_{CC} = 10V$			2	
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	$V_{CC} = 5V$	4.5			v
		$V_{CC} = 10V$	9			
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	$V_{CC} = 5V$			0.5	V
		$V_{CC} = 10V$			1	
I <sub>IN(1)</sub>	Logical "1" Input Current	$V_{CC} = 15V$			1	μΑ
I <sub>IN(0)</sub>	Logical "0" Input Current	$V_{CC} = 15V$	-1			μA
I <sub>CC</sub>	Supply Current	$V_{CC} = 15V$		0.050	60	μA
LOW POW	ER TTL TO CMOS INTERFACE	·	•			
V <sub>IN(1)</sub>	Logical "1" Input Voltage	$V_{CC} = 4.75V$	V <sub>CC</sub> – 1.5			V
V <sub>IN(0)</sub>	Logical "0" Input Voltage	$V_{CC} = 4.75V$			0.8	V
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	$V_{CC} = 4.75 V$ , $I_O = -360 \ \mu A$	2.4			V
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	$V_{CC} = 4.75 V$ , $I_{O} = 360 \ \mu A$			0.4	V
OUTPUT D	RIVE (See Family Characteristics	Data Sheet) (Short Circuit Current)	•			
ISOURCE	Output Source Current	$V_{CC} = 5V, V_{IN(0)} = 0V$	-1.75			mA
		$T_A = 25^{\circ}C, V_{OUT} = 0V$	-1.75			IIIA
ISOURCE	Output Source Current	$V_{CC} = 10V, V_{IN(0)} = 0V$	-8			mA
		$T_A = 25^{\circ}C, V_{OUT} = 0V$	-0			
I <sub>SINK</sub>	Output Sink Current	$V_{CC} = 5V, V_{IN(1)} = 5V$	1.75			mA
		$T_A = 25^{\circ}C, V_{OUT} = V_{CC}$	1.75			
I <sub>SINK</sub>	Output Sink Current	$V_{CC} = 10V, V_{IN(1)} = 10V$	8			mA
		$T_A = 25^{\circ}C, V_{OUT} = V_{CC}$	o			ma

www.fairchildsemi.com

Symbol	C, C <sub>L</sub> = 50 pF, unless otherwise noted Parameter	Conditions	Min	Тур	Max	U
C <sub>IN</sub>	Input Capacitance	Any Input		5		-
t <sub>pd0</sub> , t <sub>pd1</sub>	Propagation Delay Time to a	$V_{CC} = 5V$		180	300	ns
1	Logical "0" or Logical "1" from	$V_{CC} = 10V$		70	110	
	Clock to Q or Q					
t <sub>pd0</sub>	Propagation Delay Time to a	$V_{CC} = 5V$		200	300	ns
	Logical "0" from Preset or Clear	$V_{CC} = 10V$		80	130	
t <sub>pd</sub>	Propagation Delay Time to a	$V_{CC} = 5V$		200	300	ns
	Logical "1" from Preset or Clear	$V_{CC} = 10V$		80	130	
t <sub>S</sub>	Time Prior to Clock Pulse that	$V_{CC} = 5V$		110	175	
	Data must be Present	$V_{CC} = 10V$		45	70	ns
t <sub>H</sub>	Time after Clock Pulse that J	$V_{CC} = 5V$		-40	0	ns
	and K must be Held	$V_{CC} = 10V$		-20	0	
t <sub>PW</sub>	Minimum Clock Pulse Width	$V_{CC} = 5V$		120	190	ns
	$t_{WL} = t_{WH}$	$V_{CC} = 10V$		50	80	
t <sub>PW</sub>	Minimum Preset and Clear	$V_{CC} = 5V$		90	130	
	Pulse Width	$V_{CC} = 10V$		40	60	ns
t <sub>MAX</sub>	Maximum Toggle Frequency	$V_{CC} = 5V$	2.5	4		
		$V_{CC} = 10V$	7	11		MH:

Note 3: AC Parameters are guaranteed by DC correlated testing.



www.fairchildsemi.com

